منابع مشابه
Design of Low Power and Area Efficient FIR Digital Filter
the impulse response can be either finite or infinite. The methods for designing and implementing these two filter classes differ considerably. Finite impulse response (FIR) filters are digital filters whose response to unit impulse (unit sample function) is finite in duration. This paper presents the design of low power FIR filter and area efficient parallel linear phase FIR digital filter. Lo...
متن کاملAnalysis of Low Power and Area efficient CMOS Comparator Design
In this Paper presents a new dynamic comparator is compared in terms of their voltage, speed and power. A new dynamic comparator which shows lower input offset voltage and high load drivability than the conventional dynamic comparators. This comparator not only achieves low offset but also exhibit high speed and low power in its operation, which can be used for low power high speed ADC applicat...
متن کاملArea Efficient Low Power Vedic Multiplier Design Using GDI Technique
Multipliers consume maximum amount of power during the partial product addition. For higher order multiplication, a huge number of adders are used to perform the partial product addition. Using compressor adders, that can add four, five , six or seven bits at a time, the number of full adders and half adders can be reduced and thus area and power consumed also gets reduced. These compressor add...
متن کاملDesign of New Low Power –Area Efficient Static Flip-Flops
System on chip (SOC) design integrates many complex modules in one chip. As number of modules per chip is increasing, number of transistors in a chip increases resulting in increase in area and power dissipation. Area and power dissipation problems can be most effectively addressed if the basic building blocks of the circuit are designed for lower power dissipation and occupy less space. Flip-F...
متن کاملClock Gating and Precomputation Based Low Power ALU Design
Power reduction in dynamic circuits became an important factor today. In this thesis, we designs an ALU using the popular power reduction techniques named clock gating and precomputation based sequential logic optimization for low power . It reduces the power consumption by reducing the dynamic switching power. Power reduction deals with synthesis, design at circuit level and placement and rout...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Innovative Research in Science, Engineering and Technology
سال: 2015
ISSN: 2347-6710,2319-8753
DOI: 10.15680/ijirset.2015.0408032